SCL; A Low-Power High-Performance Dynamic Differential Logic Family
نویسندگان
چکیده
A new dynamic differential logic family, Short-Circuit Current Logic (SCL), is proposed for low-power high-performance applications. It achieves low-power consumption by using an aggressively reduced logic swing without requiring restoration circuitry. Using a 0.35μm CMOS technology and a nominal supply voltage of 3.3V, a SCL full-adder 8 carry ripple adder (CRA) is implemented. It offers an order of magnitude less power-delay product than several other logic families.
منابع مشابه
A Low Power Low Voltage Rail to Rail Constant gm Differential Amplifier with 150 dB CMRR and Enhanced Frequency Performance
This paper proposes a low voltage (±0.55V supply voltage) low power (44.65µW) high common mode rejection ratio (CMRR) differential amplifier (d.a.) with rail to rail input common mode range (ICMR), constant transconductance (gm) and enhanced frequency performance. Its high performance is obtained using a simple negative averaging method so that it cancels out the common mode input signals at th...
متن کاملCharge Recycling Differential Logic (CRDL) for Low Power Application
A novel logic family, called charge recycling differential logic (CRDL), has been proposed and analyzed. CRDL reduces power consumption by utilizing a charge recycling technique with the speed comparable to those of conventional dynamic logic circuits. It has an additional benefit of improved noise margin due to inherently static operation. The noise margin problem of true single-phase-clock la...
متن کاملDesign and optimization of digital circuits for low-power and security applications
Since integration technology is approaching the nanoelectronics range, some practical limits are being reached. Leakage power is increasing more and more with the continuous scaling, and design of clock distribution systems needs to be reconsidered as it becomes difficult to deal with performance and power consumption specifications while keeping a correct synchronisation in modern multi-GHz sy...
متن کاملAnalysis and Implementation of Modified Feedthrough Logic for High Speed and Low Power StructuresAnalysis and Implementation of Modified Feedthrough Logic for High Speed and Low Power Structures
In this paper, the design of a low power and high performance dynamic circuit using a new CMOS domino logic family called feedthrough logic is presented. The need for faster circuits with low power dissipation has made it common practice to use feedthrough logic. The proposed circuit for low power improves dynamic power consumption as compared to the existing feedthrough logic and improves its ...
متن کاملAnalysis of Dynamic Differential Swing Limited Logic for Low-Power Secure Applications
Low-power secure applications such as Radio Frequency IDentification (RFID) and smart cards represent extremely constrained environments in terms of power consumption and die area. This paper investigates the power, delay and security performances of the dynamic differential swing limited logic (DDSLL). A complete analysis of an advanced encryption standard (AES) S-box is conducted using a low-...
متن کامل